Regviz

Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B820F2048IL120 /SDIO /CFGPRESETVAL3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFGPRESETVAL3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series1/EFM32GG11B/EFM32GG11B820F2048IL120/SDIO/CFGPRESETVAL3#0x0

31282724232019161512118743000000000000000000000000000000000000000000SDR104SDCLKFREQ0 (SDR104CLKGENEN)SDR104CLKGENEN0SDR104DRVST0DDR50SDCLKFREQ0 (DDR50CLKGENEN)DDR50CLKGENEN0DDR50DRVST

Description

Core Configuration Preset Value 3

Fields

SDR104SDCLKFREQ

SDR104 SD_CLK Frequency
SDR104CLKGENEN

SDR104 SD_CLK Gen Enable
SDR104DRVST

SDR104 SD Drive Strength
DDR50SDCLKFREQ

Preset Value for DDR50 Speed of SD_CLK
DDR50CLKGENEN

DDR50 Speed Clock Gen Enable
DDR50DRVST

DDR50 Speed Drive Strength

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data